Variable Precision Floating Point Division and Square Root

Division and square root are important operations in many high performance signal processing applications including matrix inversion, vector normalization, least squares lattice filters and Cholesky decomposition. We have implemented floating point division and square root designs for our VHDL variable precision floating point library. These designs are implemented in VHDL and are designed to make efficient use of FPGA hardware. Both the division [1] and square root [2] algorithms are based on table lookup and Taylor series expansion. These algorithms are particularly well-suited for implementation on an FPGA with embedded RAM and embedded multipliers such as the Altera Stratic and Xilinx Virtex2 devices. The division and square root components have been incorporated into the framework of our variable precision floating-point library. [via]
http://www.ll.mit.edu/HPEC/agendas/proc04/abs...

Rating: 0/10

 

Download File

 

Tags: Tag variable precision, Tag square root, Tag paper, Tag floating point, Tag signal processing, Tag matrix inversion, Tag vector normalization, Tag lattice filter, Tag cholesky decomposition, ...

 

 

 

Related Files

 

Rate this Document

Popular eBooks

ADS

 

Tag Clouds

3d  algorithm  analysis  application  bio energy  corba  design  ebook  framework  guide  java  javascript  kernel  linux  manual  network  paper  programming  python  reference  security  software  system  theory  thesis  tutorial  typography  web service  white paper  xml 

 

BookShelf